I. INTRODUCTION

3
-D printing has recently received intense interest as it enables the development of cost-effective, fast production cycle, environmental friendly, and complex components. Following broad applications in the areas of biology, mechanics, consumer goods, and so on [1] - [5] , 3-D printing technologies have been progressively expanded into RF applications [6] - [10] over the last decade. Up to now, 3-D printing has been reported in the literature for the fabrication of low-frequency passive circuits as well as active components, including antennas [6] , [7] , inductors [8] , and sensors [9] .
The 3-D packaging technologies for multichip modules are extremely important in millimeter (mm)-wave systems. With the development of advanced MMICs, it is very promising to achieve the heterogeneous integration of different technologies (logic, memory, RF, analog, MEMS, etc.), which are enabled by high-performance and compact system-in-package or system-on-package (SOP) solutions. Fabrication difficulties lying in the formation of via-holes, substrate thickness uncertainty, and misalignment of multilayer stacks [11] , [12] restrict the current 3-D printing technologies for single-layer interconnection [13] . Few works have yet demonstrated a comprehensive research on the vertical interconnection by 3-D printing. Liang et al. [14] reported a microstrip line (MS) structure with the vertical transition through vias with a diameter of 2 mm. Lopes et al. [15] reported a 3-D packaging structure by a combination of FDM and microdispensing to achieve crossover interconnection. These techniques have limited resolution while no RF measurement result is presented in [15] . At present, printed vias with a diameter of smaller than 500 μm, whereby an all-printed multilayer circuit is connected, are challenging while via metallization also brings increased difficulty.
On the other hand, mm-wave and submm-wave applications where accuracies down to 10-20 μm are typically required [16] place strict constraints of the 3-D printing technologies on acceptable tolerances. To date, the minimum linewidth of inkjet printing is around 25 μm due to nozzle technologies [17] . However, the dimension of the nozzle faces a bottleneck to be further reduced. What is more, the easyclogging issue during the operation of inkjet printing prevents further mass manufacturing process.
Although some reports have solved part of the aforementioned fabrication issues, so far no other literature has yet addressed all of these stringent requirements [18] , [19] . Therefore, highly accurate and cost-effective fabrication of mm-wave circuits by 3-D printing technology is still very challenging.
The novel printing technology, aerosol jet printing (AJP), is an alternative method to overcome these limitations, providing fine resolution, multifunction for multilayer stacking, selfalignment, and wide material options. So far, AJP has been proven to enable 3-D printed electronics such as resistor, capacitors, antennas, sensors, and thin-film transistors. Components can also be printed onto 3-D surfaces eliminating the need for a separate substrate, thereby reducing the size, thickness, and weight of the end product [20] .
In [21] , the application frequency has been significantly increased up to 170 GHz (D-band), showing that the performance of 3-D printed circuits is comparable with that of photolithography with a resolution as small as 10 μm and an improved loss by an order of magnitude from the earlier reported transmission lines fabricated by other additive manufacturing methods. In addition, [23] shows capability of AJP to stack bimaterials with an accuracy of 0.7 μm/layer.
In this paper, for the first time, the AJP technique is used to demonstrate 3-D multilayer transmission lines and interconnects with embedded vias up to 40 GHz with a high resolution. Bimaterials, i.e., silver ink and polyimide, are printed by AJP to form a complete 3-D structure. The materials and fabrication process are assessed in this paper. This paper demonstrates the feasibility of RF/mm-wave multilayer front-ends with vertical interconnects through multilayer stacking by the aerosol 3-D printing technique. The concept is shown in Fig. 1 where a multichip module with embedded TLs, interconnects, vias, and cavities can be printed through a single machine for the first time.
This paper is organized as follows. Section II presents the detailed fabrication process and assesses the silver ink as a conductive layer and polyimide ink as a dielectric layer. Section III discusses the design of the multilayer interconnects with coplanar waveguide (CPW)-to-MS and MS-to-stripline (SL) transitions. The measurement results are given in Section IV followed by the conclusion in Section V.
II. FABRICATION
As one of the additive manufacturing fabrication methods, AJP is a green manufacturing technology. The AJP-based fabrication is carried out under atmospheric conditions, thus, eliminating the need for expensive clean room facilities and expert labors, all of which have major impacts on the total cost. Besides, it uses an additive fabrication process that deposits materials only on desired areas, thus, reducing waste produced in traditional IC and microelectromechanical system fabrication, as well as saving time and money. Considering the initial investment, cleanroom facilities are generally several hundred million dollars, while the price of advanced 3-D printers ranges from 100K to 500K dollars. As one of additive manufacturing technologies, AJP deposited materials only onto a substrate without the need of masking or coating the surface. The less materials used, reduced tooling and assembly costs, as well as the initial investment in machines make AJP an economical fabrication technique for prototypes [22] .
The general operation principle of the aerosol jet process is described in [21] and [23] . The atomized process can be done using either a pneumatic or an ultrasonic atomizer. In this paper, all samples are fabricated under pneumatic atomization. The system in Fig. 2 [21] is compatible with a wide range of material options including dielectric, semiconductive, and conductive inks such as carbon nanotubes, stretchable polymers, graphene, and silver inks. For instance, the system shown in Fig. 2 includes two cans where silver ink and polyimide can be printed simultaneously so that the entire process can be accomplished very fast and achieve a true 3-D multilayer structure. In addition, thanks to the high accuracy of layer thickness control, designers do not need to rely on the available substrates in the market. This gives much more flexibility to design 3-D structures on demand, e.g., creating nonuniform thickness substrate, vias, and cavities. Furthermore, this machine benefits multilayer printing in terms of its inherently accurate alignment function that can be controlled within 1 μm.
A silver nanoparticle suspension in hydrocarbon solvent was purchased from UT Dots with 25-60 wt% silver nanoparticle in hydrocarbon solution. The polyimide is 15%-16% pyromellitic dianhydride-co-4, 4'-oxydianiline (poly) in N-methyl-2-pyrrolidone (NMP) solution, and additional NMP solution is mixed into this solution with 2:1 ratio. After the fully curing step, the dielectric constant of polyimide is 3.5 and the loss tangent is 0.008. The minimum feature sizes and the thickness accuracy by AJP are 80 μm with polyimide and 10 μm with silver ink, described in [21] and [23] . Each printed layer is 0.65 ± 0.05 μm. The surface roughness of polyimide does not increase linearly along deposition layers. When printing a polyimide layer with a thickness less than 5 μm, the surface roughness was less than 0.5 μm, while the surface roughness was approximately 2 μm for 60-μm-thick polyimide. Fig. 3 shows that the linear relationship between the thickness of the polyimide and the corresponding number of layers cannot be kept beyond 30 layers. This is because the thick sample prevented the solvent from escaping. Therefore, a fully curing process is required with each 20-μm polyimide (30 layers).
On the other hand, a detailed curing condition analysis for the silver ink is given here since the resistivity of the silver ink determines the final RF performance. The silver ink could be either cured in an oven or by the laser embedded in the AJP system for consecutive printing tasks. In this paper, the curing step was performed in an oven. Its sheet resistance was measured by a four-point probe method with a Keithley 2400 source meter. The relationship between the sheet resistances of the silver ink versus various number of layers at a curing temperature of 150°C is given in Fig. 4(a) . It indicates that the resistance became relatively stable after 60 min of curing. Fig. 4(b) shows the relationship between the sheet resistance and the temperature after 60 min curing, and it was found that the silver ink became fully cured when the temperature was higher than 150°C. The above initial curing tests set the curing conditions: the samples were kept in an oven at a temperature of 200°C for an hour for the circuit fabrication. After the silver ink was fully cured, the sheet resistance was found to be 0.03 / . The conductivity of the silver ink is 5.13 × 10 6 S/m, which is less than 10% of that of the copper, and it compares with the silver ink sintered by laser and other pure metals in Table I . The printed interconnects with a feature size of 10 μm on the LCP substrate, silicon wafer, and nonplanar plastics ABS are also shown in Fig. 5 . This indicates that such a fine feature size pattern has much flexibility on a number of various substrates. The printing time depends on the pattern area. For the conductive traces, it takes ∼1 min/layer. For the substrate by polyimide and the ground by silver ink, it takes ∼5 min/layer. Fig. 6 shows via-holes formed by AJP with a hole pattern in AutoCAD. First, a layer of silver ink was printed. Then 100-μm-thick polyimide was printed layer by layer with the via-hole area empty. Afterward, the silver ink was deposited into the via-hole area to fill the vias. It indicates that the outer diameter of the holes is close to the pattern as 500 μm with a deviation of less than 2%. The overspray of the polyimide merges vias, and the inner diameter of the vias is 150±10 μm. The inner diameter of the vias depends on the thickness of the deposition and printing parameters such as printing speed, temperature, and sheath gas flow rate. These are the reasons that it is necessary for another processing approach introduced in Section III to achieve the vertical interconnection when the width of interconnection is in the order of 10 μm.
III. DESIGN
Interconnect techniques play a key role in microwave/mmwave modules, especially as the frequency of operation increases. At higher frequencies, transmission lines and interconnection schemes that minimize crosstalk, insertion loss (IL), and radiation while maintaining wideband performance are required. As one of the most important transmission lines, SL provides better performance, in terms of higher isolation and less crosstalk and radiation than its counterparts, e.g., MS and CPW, attributed to its nondispersive nature based on TEM mode and shielded structure. Therefore, it is often required in the multilayer routing for microwave circuits. However, it correspondingly gives rise to tighter manufacturing tolerances for a dense design with smaller traces. SL samples and vertical interconnections are designed here to demonstrate the superior performance by AJP technology.
In order to measure samples with RF probes, a CPW-to-MS-to-SL transition is designed. Multiple layers are stacked for interconnect routing, and the structure is detailed in Fig. 7(a) . The whole structure consists of five layers, including two transitions: CPW-to-MS and MS-to-SL. The dimension values of CPW, MS, and SL are calculated by the LineCalc in ADS. In the CPW-to-MS transition section, the width of the CPW signal strip (90 μm) is gradually increased to match the width of the MS (110 μm). At the same time, the gap between the ground planes and the signal line is widened to retain a 50-characteristic impedance to avoid sharp discontinuities and minimize reflections [22] . This transition is a planar transition with the signal line continuing on the same plane. To provide vertical interconnection, the MS-to-SL transition is developed. Instead of the 90°vertical via conventionally deployed in [11] and [12] , the proposed one in Fig. 7(b) consists of an inclined metal sheet tapering from 110 μm (the width of the MS signal line) to 19 μm (the width of the SL signal line).
The fabrication process is described in Fig. 8 to build this multilayer structure. First, a silver ink layer as layer 1 was printed as the bottom ground followed by layer 2 constituting polyimide. The two sides of layer 2 were 40-μm thick and served as the overall substrate for the MS and CPW. The recessed cavity in the middle formed half of the substrate for the SL part. When printing the recessed cavity, the slope at the edge of the two sides was naturally formed due to the overspray of the polyimide ink and the liquid status before curing. Then, layer 3 with uniform thickness was printed and formed a continuous coverage over the slope. The signal line of the SL was sandwiched by layers 2 and 4. Accordingly, the MS-to-SL transition was embedded in the polyimide. From Section II, the minimum diameter of preprinted holes by polyimide is 160 μm, but in order to have a good matching for the transition, the diameter has to be around 20 μm. Furthermore, to achieve a high aspect ratio, proper via metallization has to be achieved. Hence, this 3-D transition was designed here thanks to the capability of printing a nonplanar surface substrate by AJP. Finally, layer 5 was deposited as the top ground, filled the printed holes previously fabricated by silver ink, and connected with the bottom ground. After the deposition of each pattern is finished, the samples were kept in an oven at a temperature of 200°C for an hour for the circuit fabrication. For the sample I present it requires 6 times curing step (6 printing cycles with 5 layers-layer 2 requires two printing cycle to fabricate the recessed cavity). It took 360 min (60 × 6 cures) in total. This process could be faster as the machine itself has a laser that can be used to simultaneously cure the sample. The whole fabrication process is computer controlled via a CAD software (no masks were used).
The dimensions of the entire structure are summarized in Table II , where d is the diameter of the vias connecting top and bottom ground planes, and s is the spacing between the vias. The parallel-plate mode and the coupling of electromagnetic radiation onto digital/dc lines are suppressed with via fences connecting the two ground planes, which provides a natural shielding against incoming spurious signals in a circuit routing. A spacing of s < 5 d is required to prevent a potential difference from the ground planes [24] , and W 1 determines the frequency at which higher order modes will be excited. W 2 -W 4 are the widths of the signal lines in SL, CPW, and MS, respectively, and G is the gap between the signal line and the ground for the CPW section. Note that the selected values of d, s, and h are based on the availability from manufacturing restrictions. The substrate thickness h is selected based on the maximum thickness without an internal curing step; d and s are chosen to avoid the vias merged by polyimide printing. With the aid of these values, the characteristic impedance of the SL is calculated as follows [26] :
(1) where W e is the effective width of the center conductor and h is the height of the substrate. Z 0 is designed as 50 here.
IV. MEASUREMENT RESULTS
Two samples have been fabricated, and their photographs are shown in Fig. 9 . Sample 2 is used to de-embed the loss from CPW pads and transitions. The dimensions of sample 1 are summarized in Table II and compared with the designed values. It is shown that the planar fabrication deviation is less than 5 μm, and the total alignment is within 10 μm after a 40-μm-thick multilayer stacking for both silver ink and polyimide ink. The surface roughness at the top metal layer of sample 1 is 1.5 μm and sample 2 is 4.8 μm. The fabrication error also largely depends on the size of the deposit nozzle as well as the properties of the materials.
An Agilent 8517B vector network analyzer is used to perform S-parameters' measurements, and the picture is shown in Fig. 10 ; 250-μm pitch GSG probes are used with an sample is 0.9 dB at 1 GHz and 3.6 dB at 40 GHz. Note that this IL is a combination of the losses from the SL, CPW pads, MS lines, and transitions. Considering the shorter sample as a back-to-back configuration and the longer sample as the standard one with a delay line, the chain transmission matrices of the two samples can now be expressed by
where T A , T B , and T delay represent the matrices for A, B, and delay of the SL in Fig. 12(a) . Based on the very small fabrication errors (less than 5 μm) on the dimensions of the MS and CPW lines, the change in the characteristic impedance is negligible. Thus, assuming that (T A ), (T A ), (T B ), and (T B ) are the same, the IL of the SL is extracted by subtracting the S 21 of two prototypes and the result is shown in Fig. 12(b always has a variation in the surface roughness, the less IL of the extracted SL does not mean it has less loss but a deviation from the simulation. In order to reduce the IL, the surface roughness issue can be improved by the silver ink with dilution solvent, as well as further optimizing the fabrication parameters. The limited thickness of the lines is another reason for the high dc loss. The signal lines are around 2-μm thick and limited by high spatial resolution. While AJP is able to make the width of 20-μm-wide lines up to 10-μm thick, only one position short of the gap in CPW lines can cause the sample to fail. Thus, the lines are relatively thin here to guarantee 30-μm-wide gap. The top and bottom ground is up to 3.5-μm thick in order to improve the conductive loss. This thickness cannot be further increased so far by AJP because thicker silver ink has a higher surface roughness that is several times of the skin depth [20] . However, compared with other reported works using additive manufacturing techniques, this provides improved performance. A comparison of the printing resolution is listed in Table III . While AJP provides a better resolution than inkjet printing, it is a competitive technique compared with other advanced fabrication processes [18] with regard to the simple fabrication flow.
V. CONCLUSION Utilizing AJP as a digital deposition method, printed multilayer interconnects with vertical transitions are demonstrated and characterized up to 40 GHz for the first time. In this paper, we assess the availability of the printed materials for RF applications, investigate the process conditions of various materials, and design multiple interconnects with vertical transitions. Multilayer interconnects are measured up to 40 GHz showing competitive RF performance. Fine-pitch size of a single line is demonstrated as small as 10 μm for silver ink and 80 μm for polyimide. The embedded via with a slope achieved a width as small as 19 μm through a 20-μm-thick polyimide, and the proposed fabrication process indicates the potential to achieve higher aspect ratio embedded vias. The polyimidebased SL loss is extracted to be around 0.33 dB/mm at 30 GHz and 0.53 dB/mm at 40 GHz. Good matching is achieved from dc to 40 GHz as the accurate fabrication enables the 30-μm gaps with an error of less than 5 μm. This paper paves the way for digital printing as a promising technology for mm-wave applications and indicates a fast and cost-efficient method to design complex 3-D structures in the future.
